Given a set of items and a set of bins of the same capacity, the Set- Bin-Packing Problem (SBP) is to pack all the items into the bins where each item is associated with a set and a bin can contain items as long as the number of distinct elements in the union of the sets does not exceed the capacity. One of applications is in FPGA technology mapping, which is our initial motivation. In FPGA terminology, an item, an element in an item, a bin, capacity correspond to a gate, an input signal of a gate, an LUT, and the number of input terminals of an LUT. In this paper, the computational complexity of SBP is studied with respect to three parameters; the number of input terminals of an LUT, the upper bound of the number of input signals of a gate, and the upper bound of the number of fanout gates of a signal, respectively. Our result reveals that SBP remains NP-hard for small values of these parameters. The results are summarized on a 3D map of computational complexities with respect to these three parameters.
INTRODUCTION
The Packing problem is to pack given items into given containers as efficiently as possible under various constraints. Since it is fundamental and significant with variations and applications, there have been many researches including computational complexity analysis and development of exact, approximate, and/or heuristic algorithms [8] . The This work has been a part of a project in the Research Body of CAD21 at Tokyo Institute of Technology.
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One of applications of Bin-Packing is found in VLSI circuit clustering (or partitioning, technology mapping) where an item and a bin correspond to a gate (or a cell, a module) and a cluster (or a block), respectively. Since the main concern has been in the area traditionally in the field of VLSI layout design, the size of an item and the capacity of bins correspond to the area of the gate and the area of clusters, respectively.
Recent increase of the density of circuit devices causes "pin-crisis", that is, the constraint of the number of terminals becomes more and more significant. It is because the possible number of terminals placed at the periphery of the layout area is approximately proportional to the square-root of the density. Moreover, the constraint is the most critical in a specific programmable device such as
Field Programmable Gate Allays (FPGAs).
Since one input signal which is common to more than one gates in a cluster occupies only one terminal of the cluster, the terminals needed may be less than the sum of the numbers of input signals of the gates. From this set-theoretic property of the terminals contrast to the algebraic one of the areas, the Set-Bin-Packing (SBP) is abstracted:
Every item is associated with a set of elements and a bin can contain items as long as the number of distinct elements in the union of the sets does not exceed the capacity. In the following, we discuss on SBP using the terms in FPGA technology mapping, such as 'gate', 'signal', and 'LUT', for the sake of practical image.
If there are no common signals, or if the advantage of common signals are ignored, SBP is reduced to Integer-Bin-Packing (IBP) [l, 3, 4, 51 where sizes of items are integers and they follow conventional algebra. Although IBP has been known to be NP-hard, it is not only known to be polynomial time solvable when the capacity of bins is fixed [6] but also was proved that a very simple algorithm First Fit Decreasing (FFD) outputs an exact solution if the capacity a is 6 or less [lO] , which is large enough in FPGA technology mapping.
Motivated by these circumstances, this paper analyzes the problem SBP from computational complexity. Let y be the upper bound of the number of input signals of a gate and and 6 be the upper bound of the number of fanout gates of a signal (gates which have the input signal). Although SBP is NP-hard in general, it is expected that SBP has polynomial time algorithms as well when the parameters a, y and 6 are small values.
In this paper, the computational complexity of SBP with respect to these parameters is discussed and we determine for almost all the cases if SBP is NP-hard or polynomial time solvable. As opposed to our expectation, SBP remains mostly hard even for the small values of the parameters.
The rest of this paper is organized as follows. After preliminaries in Section 2, our results are summarized on the 3-dimensional map of the computational complexities of SBP with the parameters a, y, and S in Section 3. Section 4 concludes the work.
PRELIMINARIES
Let S = {SI,+, . . . , sjvS} be a set of signals and G = {gI,g2,. . . , g~~} be a set of logic gates. A set of input signals of a gate g is denoted by input(g). The size of a gate g is defined as linput(g)l and denoted simply by 191. The set of gates which has an input signal s is referred to as the funout gates of s and denoted by fanout(s). The funout of a signal s is defined as Ifanout(s)l and denoted simply by IsI. Let II = { T I , T~, . . . ,np} be a partition of G into clusters xi's, that is, ri E G for 1 5 i 5 /3, 7ri n n j = 0 for i # j , and U1<iIp~; = G. The set of input signals of a cluster T is defined as input(n) = UgE,input(g). The size of a cluster T is defined as linput (T)l. An i-cluster is a cluster whose size is i or less. The number a of input terminals of LUTs is referred to as the capacity of LUTs. A cluster T must be an a-cluster to be mapped into an a-input LUT. Set-Bin-Packing is defined as follows. SBP is known to be NP-complete in general [9] .
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We consider SBP under limitations as follows.
1. The capacity of LUTs is a.
2. The size of every gates is at most y.
3. The fanout of every signal is at most S.
These parameters are constants (not input values).
SBP with respect to parameters a , y, and S is denoted by SBP(a, y, 6).
If there exists a pair of gates g and g' such that input(g') C input(g), they can be mapped in the same LUT without increasing the number of LUTs. Therefore, we assume that there is no such pair of gates. If there exists a gate g such that lgl > a , there is no partition into a-clusters.
Therefore, we assume that there is no such gate, that is, y 5 a .
3D MAP O F COMPUTATIONAL COMPLEXITIES
We present the 3D map of computational complexities with respect to a , y, and S as shown in Fig. 2 .
The map consists of three planes corresponding to S = 1 (top), 6 = 2 (middle), and S 2 3 (bottom).
Each area specified by (a, y, 6) is labeled 'P', 'NPc', or (?' indicating that the computational complexity of SBP(a, y, 6) is polynomial time solvable, NP-complete, or unknown, respectively.
SBP(a, 1, S) is trivially solved for any a and 6. Thus, the areas ( a , 1,s) is labeled (P'.
The label of an area SBP(a, y, 6) such that y = a is same as the label of the area SBP(a,y -1,s). This is by the following property: Let ISBP = ( S , G , @ ) be an instance of SBP(a,y,S) where y = a and G' be a set of gates of size a in G; The answers for ISBP and for (S, G\G', @ -IG'l) 
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The case of S = 1 which is equivalent to IBP is well studied as follows. Theorem [6] IBP is polynomial time solvable for any constant a.
By these theorems, the areas on the plane of S = 1 are labeled 'P'.
Our main results are the following theorems for the case of 6 2 2. The proofs are omitted here for the space (See [7] ).
Theorem 1 SBP(a, y, 6) is NP-complete for a 2 3, y 2 2, and S 2 3.
Theorem 2 SBP(a, y, 6) is NP-complete for a 2 6, y 2 3, and 6 2 2.
Theorem 3 SBP(a, y, S) is polynomial time solvable for Q 5 7, y 5 2 and S 5 2.
CONCLUSION
We analyzed the computational complexity of the Set-Bin-Packing problem under limitations by capacity a of LUTs, upper bound y of a gate size, and upper bound S of a fanout of signal. Our main results are Theorems 1, 2, and 3 whose contributions are t o fill almost the area for 6 2 2. However, the 3D map of computational complexities has not been completed remaining some areas still open. Among them, SBP(4,3,3), SBP(5,3,3),
